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Abstract
A research on battery management system (BMS) for electric vehicles
(EVs) was carried out in this thesis. First, a simplified electrical model-
based was employed to estimate the battery’s state of charge (SoC) due
to its capability to adapt to the extensive dynamic operating conditions
in online EV application and its accuracy in reflecting the electrochemical
properties and charging/discharging response as well. The parameters of
the equivalent circuit are identified in real time via a recursive least squares
(RLS) algorithm and then they are used in reconstructing the open circuit
voltage (OCV) of the LiFePO4 battery by the proposed fading Kalman
filter (FKF). The main purpose of the model is to estimate the OCV of
the battery from its measurements (i.e., voltage, current, and tempera-
ture) and then the SoC is determined via an OCV-SoC curve or lookup
table (LUT). The main reason for using cascaded linear filtering stages for
both circuit parameters and OCV estimation is to avoid nonlinear model-
ing to reduce the computational effort required for real time application.
Standard Urban Dynamometer Driving Schedule (UDDS) and real vehicle
driving cycles are implemented representing the battery load for the vali-
dation of SoC estimation by the proposed technique. Second, SoC-based
self-equalization algorithm was designed for a battery pack consisting of
24 cells connected in series. The equalizer circuit topology was also de-
veloped concurrently with the rest of the hardware modules constitute
the BMS hardware platform. Finally, the BMS software platform was de-
veloped, incorporating the BMS firmware with SoC and self-equalization
algorithms, data management system, and web application.
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Chapter 1
Introduction
1.1 General Background
A glance back at late-19th century - The world first commercial 4-wheel
electric vehicle (EV) invented by Thomas Parker was debuted in London
has propulsed a rather uncertain global trend in electric automobile indus-
try. Low fossil fuel cost due to the new discovery of oil and gas reservoirs
and short distant coverage by an EV with low performance rechargeable
battery during that time allowing the equivalent internal combustion en-
gine vehicle (ICEV) to gain in popularity and the impact extend until
recent years.
The EV start to reappear with refreshing image and getting world-wide
attention when Tesla, Inc. introduced the Tesla Roadster, a pure lithium-
ion battery (LIB) -powered sport EV in 2008. Labeled under sport car
category, capable to accelerate from 0 to 97km/h in less than 3.9 seconds
and able to cover 393km distant on a single charge (according to United
States Environmental Protection Agency) giving an insight that there is
no reason ICEV could not be substituted by EV. It is a trend and it is the
future of automobile industry.
Apart from Tesla, the iconic representative of pure EV manufacturer,
there are several traditional car manufacturers have begun to invest on the
production of EVs parallel with the ICEV, such as, Chevrolet, Ford, BMW,
1
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BYD, Fiat, Honda, Nissan, etc. The list will continue to grow as the EV’s
technologies become more cost-effective, the stress of diminishing of fossil
fuel reserves become more intense, and the ever-rising social pressures due
to the waste gas pollution.
The supporting role of the government agencies on promoting deploy-
ment of EV as the main stream vehicle type, as one of the strategies to
reduce greenhouse gas emissions from motor vehicles is crucial. By en-
abling the policy to build the network of charging stations nation-wide as
on par with gas stations (though not by the most direct way), and by elec-
trifying the public transports, will definitely contribute to the conservation
of the global environment.
2
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1.2 Motivation
EV’s technologies cover a wide range of major research fields. The tech-
nological advancements of each field are the prime mover steering towards
a high performance and top quality end product. More efficient and less
costly energy storage device is always a challenge to be fabricated com-
mercially with the fact that the rate of improvement is relatively subtle
over the decades in terms of size, weight, energy density and power den-
sity. Yet, the rapid emergent of electronics and electrical technologies are
the ideal complement to the current electrochemical energy storage de-
vices. Battery management system (BMS) is comprised of electronic com-
ponents (hardware) and programming scripts (software and algorithms).
Both the core elements of the BMS work together in harmony to manage
the electrical energy distribution on the EV. Basically, it is an interface
between the EV’s electric motor and the battery pack, and acts as a piv-
otal role in maintaining safety and reliability of the EV. Considering all
the aforementioned factors, the research on BMS for EVs will be the main
focus in this thesis and a BMS platform will be developed ready for actual
application.
3
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1.3 Thesis Plan
The ultimate goal of the doctoral research is to develop a high perfor-
mance industrial level BMS platform with in-house SoC algorithm and
self-equalize battery pack for battery-powered EVs. The work includes
a thorough investigation and development of SoC estimation algorithms
for rechargeable battery and cells’ equalizer circuit topologies that will
eventually lead to the development of SoC-based equalization algorithm.
A physical hardware BMS platform was built and the software with algo-
rithms to drive the hardware was also set up. The thesis is organized in
chronological order along with the process of developing the BMS’s hard-
ware and software platforms across the doctoral research’s period into
seven chapters and the content of each chapter is succinctly outlined as
follows:
Chapter 1 starts with the general background of EVs development
history and the trend of EVs in recent time. Then, the motivation of
conducting the research and the layout of the thesis are described.
Chapter 2 will provide a literature review on the BMS in more depth in-
cluding the type of rechargeable battery being used, introduction of several
popular SoC algorithms and various design of cells’ equalizer topologies.
Chapter 3 presents the experimental plan and methodology. The test
bench in laboratory environment for retrieving the LIB’s characteristics
and the SoC estimation algorithm are explained. The SoC equalization
algorithm is elaborated at the end of this chapter.
Chapter 4 presents the hardware components of the BMS. The main
and peripheral circuits will be broken down into several modular forms
and each of them is explained in detail.
Chapter 5 presents the software platform for the BMS. It covers three
major components related to the BMS firmware, database management
system configurations web application development. The roles for each
component is explained in detail.
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Chapter 6 covers the results of the proposed SoC algorithm and the
BMS’s webpage graphic user interface (GUI) with its integrated self-
equalization algorithm as one whole package.
Chapter 7 will give the conclusions of the doctoral research outcome
and possible future improvement on the developed BMS platform.
5
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Literature Review
Vehicle electrification has been in the growing concern recently and many
devoted their research to the relevant technological advancement that
spurs innovation in battery technology, charging infrastructure, power
electronics, control system architecture and energy management system.
The vast utilization of battery as the energy storage system in EVs has
provided an unprecedented expansion for battery manufacture and battery
management system research [1–3].
However, since this thesis is focus on the BMS technologies, the type
and historical development of electrochemical energy storage device would
not be covered in detail. Tremendous amount of publications have been
made on the topic about renewable storage device and so as the battery
of interest will only be briefly described in section 2.1. Even so, some
basic cell’s chracteristics are still need to be understood before designing
the SoC estimation and equalization algorithms as discussed in section
3.3.
The functionalities of a BMS are bound within but not limited to the
scopes of battery pack protection, cells’ states monitoring, first and sec-
ondary data handling and imbalance equalization. Among those features,
SoC estimation algorithms and the equalization circuit topologies for a
BMS are worth studying and they will be elaborated in following sections.
6
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2.1 Rechargeable Battery
Amongst the major types of rechargeable batteries, lithium-ion batteries
(LIBs) such as LiFePO4 batteries gain their popularity due to its desirable
characteristics such as the environmentally benign property [4], long life
cycle [5], high power density [6], and relatively lower production cost [7–9].
Nonetheless, as these batteries have unique nonlinear characteristics which
are influenced by internal and external factors [10], their states monitoring
still remains the principal challenging issue. Further more, over a large
range of SoC of LiFePO4 batteries, there is a small change in the OCV
value of the battery producing almost a flat OCV-SoC curve (as compared
to other chemistry type of battery, like, nickel-cobalt manganese cell)
which hampers the estimation of SoC. To accurately and reliably manage
the LiFePO4 battery pack in EVs for long life span and economic usage,
it is necessary to have a BMS with efficient SoC estimation algorithm
capable of overcoming the difficulties caused by the flatness of OCV-SoC
curve. With this consideration in mind, it will help to shape the research
direction into developing a BMS that is flexible with the type of battery
being used with higher gradient of OCV-SOC curve.
7
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2.2 State of Charge Estimation
The simplest direct method to estimate the SoC is to accumulate the
charges during either charging or discharging through coulomb counting
[11],
SoC(t) = SoC(t0) +
(∫
i(t)dt
Qrated
× 100%
)
(2.1)
From (2.1), the rated capacity of the battery, Qrated could be obtained
from the manufacturer’s specifications while the current integration term
at the numerator represents the total amount of charges being used or
stored during operation. Coulomb counting method requires full knowl-
edge of the initial state of charge, SoC(t0) otherwise the unavoidable
measurement error from current sensors together with the noise appear-
ing during operation for real time EV application will contribute to the
accumulating SoC estimation error which will then be retained in the
SoC(t0).
Various alternative methods have been proposed to improve or replace
the aforementioned conventional method [12, 13]. One of these methods
for example is the improved version of coulomb counting realized by in-
corporating the OCV versus SoC relationship. Although this combined
method is plausible due to the unique OCV-SoC relationship for the major-
ity of lithium-based batteries which helps to improve the coulomb counting
accuracy yet the robustness in highly dynamic real time applications still
remains a challenging task.
Recently, model-based estimation techniques have become more pop-
ular compared to the above direct estimation methods. Various types
of models [10] have been proposed to describe the dynamic behavior of
rechargeable batteries to surmount the disadvantages of the direct meth-
ods such as equivalent circuit model [14–16], black-box model [17] and
mathematical model [18]. Moreover, the flexibility of model-based esti-
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mation enables further development of the model so that more battery
states could be estimated such as the state of health (SoH) and remaining
useful life (RUL) of the battery [10, 19–23]. Limitations from the com-
putational complexity and the ability of the algorithm to be employed in
real time EV application suggest that the model has to be as simple as
possible yet withholds the accuracy of SoC estimation within a reasonable
range.
One of the most widely implemented model-based online estimation
techniques of SoC is Kalman filter (KF) due to its high reliability in per-
forming accurately and continuously during battery operation. As ordi-
nary KF is applicable to simple and linear models, modern extensions
of KF have been proposed and successfully implemented to improve the
filter performance. These KF versions which are applicable to more com-
plex and nonlinear models include extended Kalman filter (EKF) [24],
Sigma-point Kalman filter (SPKF) [25], adaptive unscented Kalman fil-
ter (AUKF) [26], and robust extended Kalman filter [27]. Nevertheless,
the performance of these KF variants is somehow dependent on the prior
knowledge of the model and measurement noise co-variances such that
any inaccuracy in system modelling and/or noise co-variances may de-
grade the performance of these filters causing poor convergence or slow
adaptation [10, 28].
Moreover, as these KF variants are based on nonlinear models, they
may not be feasible in real-time EV application due to their computational
complexity and heavy required resource. To overcome these limitations, a
modified version of Kalman filter which is based on a linear model yet it is
insensitive to noise covariance variations and capable of compensating any
modeling error is proposed here. This filter is known as fading Kalman
filter (FKF) [29] and has the advantage of limiting the memory of the
conventional KF via a fading factor which can be tuned to avoid SoC
estimation divergence [30]. The poposed FKF SoC estimation algorithm
is clearly presented in section 3.4.
9
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2.3 Cell Equalizer
Ideally, cells should not have divergence in SoC among themselves in a
battery pack if they are well fabricated right out from the factory and
strictly adhering to the perfect equal specifications. However, there is al-
ways flaws exist in real world production. What matter the most is, even
the slightest variation in batteries’ physical or chemical specifications at
the beginning that cause SoCs imbalance over time, will eventually start
to become significant and continue to worsen, then finally lead to irre-
versible damage to the whole battery pack. This scenario occurs when the
imbalance battery pack undergoes a continual charge/discharge process
and there is no control mechanism in the BMS to equalize the cells [31].
The statement further supported by [32], saying that, some cells in the
battery pack will be overcharged/overdischarged and get damage before
time when the pack get charge from charging station or release charge to
the load due to their actual capacity is less than the other healthier cells.
In this thesis, the diagram of the circuit topologies for each equalizer will
not be presented as they are well illustrated in some review articles and
Fig. 2.1 [33–37] shows those equalizers that have been introduced to
prevent catastrophic impairment on the battery pack resulting from im-
balance cells. As can be seen, there are two major categories of equalizer
and they will be described in section 2.3.1 and 2.3.2.
2.3.1 Passive Equalizer
From Fig. 2.1, there are three types of passive equalizer. All of them are
employing the equalization technique by dissipating the excessive charge of
a cell to a shunting resistor by heat. The fixed shunting resistor equalizer
provides a bypass route for the cell current to pass continuously through
the resistor thus achieving the equalization process. The reference level
for this equalizer is mainly rely on the adjustable resistor that control the
cell voltage. While for the switching shunting resistor equalizer, additional
10
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Fig. 2.1. Types of equalizer.
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controllable switches or relay are placed on the bypass route so that only
the selected overcharged cells will be equalized. The circuit topology is
almost similar to fixed shunting resistor equalizer but with an extra switch
for each loop to control the energy dissipation path. It is a more efficient
design than the fixed shunting resistor equalizer. To step up an even
better performance passive equalizer, the switch or relay can be replaced
by a transistor controlled by analog voltage reference to form the analog
shunting equalizer [38]. Now, the current from higher charge cell will
be bypassed through the lower power consumption transistor instead of
the common switch. Having said that, all the passive type equalizers
performance are still uncomparable to the active type equalizer due to the
fact that the electical energy that being dissipated into heat is actually
can be recovered by implementing active type equalizer and that will be
elaborated in next session.
2.3.2 Active Equalizer
In contrast to passive equalizer, the active type equalizer performs equal-
ization process by transfering the excessive charge from the selected cells
back to individual or group of cells specifically, or evenly distributed to
the whole battery pack depending on the circuit design [32, 36, 39]. Un-
der active type equalizer category, there are three main groups of active
equalizer as shown in Fig. 2.1.
The capacitor based equalizer utilizes the capacitor as the intermediate
energy storage device between the source cell and the target cell during
equalization process. For the switched capacitor equalizer, the dual-state
equalization mechanism will activate the transistors to keep switching
the series connected cells alternately to form temporary close loops with
their respective capacitors [34]. Higher voltage cells will pass the charge
to the lower voltage cells via the capacitors until all the cell voltages
are equalized. It might take a very long time to achieve the equalized
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state if the voltage difference is large between cells. While for single
switched capacitor equalizer [40, 41], only one cell will be selected to be
equalized at a time. At first, the transistor of highest voltage cell will
be turned on forming a close loop with the only one capacitor in the
circuit. After the capacitor reached that cell voltage, the transistor of
the lowest voltage cell will be selected and forms a close loop circuit
with the charged capacitor thus receiving the excess energy from the
highest voltage cell. For double-tiered switched capacitor equalizer, 2-
tier of capacitors are used to overcome the long equalization time as in
switched capacitor equalizer, reduce it to almost quarter of time required
[42] with the expense of higher cost to produce. The modularize switched
capacitor equalizer [43, 44] divides the battery pack into modular form
so that the charge transfer time can be further reduced with less current
and voltage stress on the transistors. Each module is controlled by an
additional master switched capacitor on top of the capacitors to each
cell.
The inductor/transformer based equalizer utilizes the inductor/ trans-
former as the intermediate energy storage device between the source cell
and the target cell during equalization process. Generally, this group of
equalizer achieves equalized state faster due to higher current transfer
and faster switching speed. Low pass filter is required in such case and
thus the overall production cost is higher. The single inductor equal-
izer [32, 41] can detect higher voltage cell in the pack and turn on the
transistor to shunt that cell to the only one inductor on the circuit thus
charging the inductor. Then the lowest voltage cell will be shunted by that
inductor to received the excess charge. The single winding transformer
equalizer [36,41,43,45,46] has similar topology as the switched capacitor
equalizer. The equalization charge can be transfered from the battery
pack to individual cell and vice versa through the transformer by con-
troling the transistors. The multi-windings transformer equalizer [35, 47]
implements single core transformer with multiple secondary windings and
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each of the secondary winding is dedicated for each cell. Overall, the
inductor/transformer based equalizer inevitably having the magnetic lost
issue due to the inherent characteristic of the component being used.
The most sophisticated active equalizer is the converter based equal-
izer but it has the highest flexibility on controlling the equalization pro-
cess. The cûk converter [32,34,48,49] can be configured for bidirectional
charge transfer. The charge from the higher energy cell can be trans-
fered to the neighboring cell and also to the whole battery pack. The
buck/boost converter is the combination of buck and boost converters.
This equalizer [50, 51] can be used for charge transfer to each cell from
the excessive energy that is stored in the parallel inductor and then to
other cells by controlling the metal-oxide-semiconductor field-effect tran-
sistor (MOSFET). While it also can be used to transfer the energy from
the battery pack to the lower energy cell by using PWM signal to control
the transistors. The flyback converter equalizer [52, 53] has an isolation
feature for energy transfering path. Flyback transformer is used to trans-
fer the charge to the secondary winding when the transistor is in off state.
When operating in discontinuous conduction mode (DCM) the energy
losses during the equalization process will be lowered thus increase the
efficiency. The improved version of multi-windings transformer equalizer
is proposed by [54] known as ramp converter. The odd numbered cells
will charge the capacitors in first then the even numbered cells will re-
cover the charge from the capacitors. This equalization mechanism can
go in both directions depending on the direction of current in the primary
side of the transformers. The full-bridge converter equalizer [55–57] can
receive both AC and DC input currents and it requires a highly sophisti-
cated control mechanism for the switching sequence to shuttle the charge
across the cells. This type of equalizer also supports bidirectional charge
equalization. Lastly, the quasi-resonant converter equalizer [58, 59] has a
LC resonant circuit to control the switching mechanism for bidirectional
equalization process. This type of equalizer has lower switching losses
14
Chapter 2. Literature Review
with reduced electromagnetic interference (EMI). The flyback converter
operating in DCM is chosen as the equalizer for BMS discussed in this
thesis due to its excellent efficiency with comparative cost-performance
ratio and the topology is discussed in section 4.3.
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Experiment Methodology And
Algorithms
3.1 Experimental And Simulation Plan
The prerequisite experiments that need to be performed to accommo-
date the proposed SoC algorithm is to obtain the prior knowledge on the
battery’s characteristics. Different chemistry composition of a particular
battery type will exhibit a unique signature or pattern of the OCV-SoC
relationship. The most significant trait is the rate of change of the OCV
against the SoC.
Battery’s true capacity is also one of the main factor that need to
be considered but it doesn’t influence much on the design of the SoC
algorithm. The battery’s rated capacity, Qrated, provided by factory spec-
ifications handbook is not exactly equal to the true capacity for any given
battery, regardless of the battery type. It is better served as a reference
rather than real indication especially for those applications with high re-
quirement on accuracy and precision. Thus, two separate experiments for
obtaining the battery’s characteristics were done, which are, constant dis-
charge at a specific C-rate and pulse discharge at fixed ratio of discharge
and relaxation times as depicted at Fig. 3.1.
SoC algorithm will then be tested using MATLAB R© by incorporating
previously acquired experimental data. The SoC algorithm was written
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in MATLAB R© code and the complete setup was simulated in Simulink.
Details of SoC algorithm will be discussed in section 3.4. The results of
the proposed SoC algorithm have been published in [60].
Although only single cell SoC estimation was performed, the algorithm
is suitable to be applied on a battery pack with multiple cells connected
in series. The cells’ equalization algorithm will be initiated based on the
estimated SoC. The charge equalization technique will be further elabo-
rated under section 3.5 and its hardware circuit topology will be shown in
section 4.3.1.
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Fig. 3.1. Experiment and simulation flow chart.
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Fig. 3.2. Laboratory test bench for battery testing.
3.2 Laboratory Battery Cycler Setup
A LiFePO4 battery with nominal voltage of 3.2V and nominal capacity of
40Ah is chosen for the experiments. The test bench shown in Fig. 3.2
comprises of a Bitrode battery testing machine (FTV4-500) and a host
computer with built-in VisuaLCN client software as the GUI for the control
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unit and a MATLAB R© platform for algorithm design and online estimation
simulation. The FTV4-500 can charge/discharge a battery module with
current up to 2000A and voltage up to 12V. It can measure and record
voltage, current, temperature, ampere-hours (Ah), and watt-hours (Wh)
with sampling rate up to 100Hz. To create a highly accurate reference
SoC for evaluation purposes, the Keithley 2002 multimeters whose DC
voltage measurement accuracy is 1µV with a 712 digits resolution were
used for both voltage and current measurements through LabVIEW R©.
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3.3 Battery Characteristics
Larger capacity, more recharge cycle or durable, more environmental friendly
upon usage and disposal, hold charge in longer rest period, and tagged at
lower price point just to name a few are highlights that always being ad-
vertised by the manufacturers in battery market. For consumers who are
just needing batteries to power up their common daily electronic devices,
those factors are sufficient enough for guiding them to which battery type
and brand to opt for within the acceptable price range for the purpose of
use.
While for some power electronic designers or researchers, certain bat-
tery characteristics are necessary to be further discovered other than the
above-mentioned basic highlights. This is always true if the battery-
powered device or machines like EVs, requires deep consideration in both
safety and reliability in any condition of operating environment, which is
often not outlined in detail by the manufacturers.
Section 3.3.1 and 3.3.2 lay out the procedures to obtain the lithium-ion
battery’s characteristics in general needed by the proposed SoC algorithm.
LiFePO4 battery was chosen for the experiments and SoC algorithm’s
performance evaluation in this thesis.
3.3.1 Battery True Capacity
The actual amount of charge can be hold by a battery is directly indicated
by the mass of energy-storing material that build up the battery. Clearly,
this would not provide a usable quantitative value at application level as
a parameter that is reliable to be incorporating into a algorithm design.
Most of the time, the value of battery’s nominal or rated capacity is
accessible from the specifications handbook. However, the given rated
capacity is representing the whole batch of batteries under the same label
and obviously it is not convincing enough that all those batteries shall
have the same exact capacity due to the fact that slight variations of
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quality control in the production is very common in place.
Another point worth to be mentioned is that, the capacity of a bat-
tery does not maintain throughout its life. Aging is causing a steady
deterioration of the battery’s capacity over years even it is not in used.
Furthermore, the unpredictable rate of aging is unavoidably depends on
the temperature and its past history of usage. Both linear and nonlinear
factors show the nominal capacity is no more suitable to be utilized at all
time.
Rather than depending on the provided rated capacity, an alterna-
tive forthright method to obtain the effective true capacity, Qtrue, is by
discharging the battery from full to empty charge governed by a pair of ref-
erencing points for each battery. In this case, the maximum and minimum
operating voltages for a particular type of battery suit for this purpose.
The battery’s maximum and minimum operating voltages also known as
cut-off voltages are readily to be obtained from the battery manufactur-
ers specifications handbook. Until a better and simpler technique has
been discovered, this technique can be performed at regular time interval
throughout the battery’s lifetime.
3.3.2 OCV-SoC Relationship
To construct the characteristic OCV-SoC curve, the battery is initially
charged to 100% SoC through constant current-constant voltage (CCCV)
procedure. Then, discharge current pulses having amplitude of 0.5C with
a rest period of 4 hours are applied to fully discharge the battery as
shown in Fig. 3.3(a). Fig. 3.3(b) shows the terminal voltage measured
from the battery during pulse discharging process. Usually, the OCV
achieves steady state when the voltage change is less than 1mV after
several hours of no-load condition. The resulting OCV-SoC curves shown
in Fig. 3.3(c), which are generated by linear interpolation, indicate the
OCV recovery with rest periods of 4 hours and 3 minutes, respectively.
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Due to the adoption of the simplified equivalent circuit model shown in
Fig. 3.5(b), the 4-hour OCV will cause significant estimation errors in
the highly dynamic current patterns corresponding to standard driving
cycles used in our experiments [61]. This happens because the OCV is
not completely recovered to its true value during load periods [62] and the
one-RC model with the 4-hour OCV is not suitable when long relaxation
times infrequently take place. Hence, based on the battery under test, a
dynamic OCV-SoC curve with 3-minute rest period is selected during load
intervals to compensate for this partial recovery. Fig. 3.4 shows the OCV-
SoC curves generated under multiple rest-time constant pulse discharge
tests as a reference on the effect of varied rest-time pulse discharge tests
on the battery’s characteristic.
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Fig. 3.3. Pulse discharge test: (a) Current pulses, (b) Terminal voltage, (c) OCV-
SoC curves.
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Fig. 3.4. Multiple rest-time OCV-SoC curves for LiFePO4 battery.
3.4 State of Charge Algorithm
3.4.1 Battery Modeling And Parameters Identification
Thevenin-based model is the widely use battery’s equivalent electric circuit
model [63] to describe a real battery as shown in Fig. 3.5(a). This
comprehensive model can describe the relaxation effect in battery behavior
during the rest time following each charging/discharging operation. While
rest time is very essential to obtain accurate OCV for the battery, it is not
possible to allow for resting while the estimation is done in real time driving
cycle. This is why the equivalent circuit model should compensate for the
over-potential caused by the dynamic behavior of the battery through
RC networks. The accuracy of SoC estimation depends mainly on the
complexity of the model used and hence a trade-off between accuracy and
computational complexity is usually considered when implementing the
estimation algorithm [64]. To fully utilize the capability of the estimation
process, the equivalent circuit model shown in Fig. 3.5(b) was adopted
in this thesis where the OCV is the voltage drop across the capacitor Coc
instead of the popular representation as a constant voltage source [65,66].
As Coc represents the ability of the battery to store and discharge
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Fig. 3.5. Battery circuit model : (a) Thevenin equivalent circuit model with multiple
RC networks, (b) Simplified equivalent circuit model.
electrical energy, it can be utilized to extract more comprehensive internal
battery states [67]. In addition, the simplified battery model contains an
internal resistor and a parallel resistor-capacitor (RC) branch connected
to Coc as shown in Fig. 3.5(b). The small ohmic resistance, R0 appears
due to the presence of electrolyte and contact resistance across the bat-
tery. Considering there is a recovery in the voltage of the battery between
charging/discharging and no-load operation, the RC branch is introduced
to describe this relaxation phenomenon. To perform the task of electric
circuit parameters identification, firstly, the transfer function, G(s) be-
tween the battery’s terminal voltage, Vt and current, I is formulated as
follows:
G(s) =
Vt(s)
I(s)
= R0 +
R1
sR1C1 + 1
+
1
sCoc
(3.1)
Rearranging (3.1) yields:
G(s) =
a0s
2 + a1s+ a2
s2 + b0s
(3.2)
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where 
a0 = R0 a1 =
R0
R1C1
+
1
C1
+
1
Coc
a2 =
1
R1C1Coc
b0 =
1
R1C1
(3.3)
Next, the discretization of G(s) is deployed using Tustin’s rule as follows
[68]:
s =
2
Ts
(
1− z−1
1 + z−1
) (3.4)
where Ts is the sampling time. Even though algebraic manipulation is
simpler with Euler’s method [69] where s = (1− z−1)/Ts, the resulting
discretized transfer function will be of lower accuracy to be implemented
for the estimation process involved later.
In order to adapt the circuit parameters R0, R1, C1 and Coc, efficiently
to the dynamic terminal voltage and current, recursive filtering techniques
such as RLS are considered promising. They can minimize the error caused
by inaccurate modeling and allow states estimation update based on the
divergence between the modeled and measured signals [10]. Particularly,
the RLS filter is known for its simplicity yet robustness to reproduce the
battery behavior precisely [61, 70–72]. Hence, it is employed in the z-
domain to benefit from its extremely fast convergence trait which is very
important for online estimation application. The z-transform of (3.2)
using (3.4) yields:
G(z) =
Vt(z)
I(z)
=
w3 + w4z
−1 + w5z
−2
1− w1z−1 − w2z−2
(3.5)
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where 
w1 =
4
Ts
2
Ts
+ b0
w2 =
− 2Ts + b0
2
Ts
+ b0
w3 =
a0(
2
Ts
)2 + a1
2
Ts
+ a2
( 2Ts )
2 + b0
2
Ts
w4 =
2a2 − 2a0( 2Ts )
2
( 2Ts )
2 + b0
2
Ts
w5 =
a0(
2
Ts
)2 − a1 2Ts + a2
( 2Ts )
2 + b0
2
Ts
(3.6)
Now, the RLS filter is applied to the linear regression function of the
battery model which is formulated as follows:
Vt,k = ψkθ
T
k (3.7)
where regressors are:
ψk =
[
Vt,k−1 Vt,k−2 It,k It,k−1 It,k−2
]
(3.8)
and parameters are:
θk =
[
w1,k w2,k w3,k w4,k w5,k
]
(3.9)
The state variable vector, θ is estimated iteratively and then circuit pa-
rameters are derived from the estimated state variable vector, θ̂ according
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to the following equations:
R̂0,k = −
1
2
ŵ3,k − ŵ4,k + ŵ5,k
ŵ2,k − 1
R̂1,k =
2(ŵ5,k − ŵ4,kŵ2,k + ŵ3,kŵ22,k)
(ŵ2,k − 1)(ŵ2,k + 1)2
Ĉ1,k = −
1
4
(ŵ2,k + 1)(ŵ2,k − 1)2Ts
ŵ5,k − ŵ4,kŵ2,k + ŵ3,kŵ22,k
Ĉoc,k =
Ts(ŵ2,k + 1)
ŵ3,k + ŵ4,k + ŵ5,k
(3.10)
The estimated parameters in (3.10) are passed to FKF for OCV estimation
at each time step k.
3.4.2 Open Circuit Voltage Estimation
As modeling inaccuracy is a major concern in control theory, adjusting the
model or the control algorithm sometimes becomes inevitable to improve
the system performance. Considering the simple electrical equivalent cir-
cuit model used here to approximate the performance of the battery for
SoC estimation, a main drawback of KF is that any inaccuracy in the
model used or in the computations may cause the calculated co-variance
matrix to become overly optimistic and hence estimation divergence oc-
curs. [28–30, 73, 74]
To avoid the possibility of divergence in the estimation process, FKF
is proposed to limit the divergence issue for SoC estimation of the battery.
The characteristic feature of FKF is the introduction of a fading factor to
the error co-variance of the system. This is necessary because the filter
performance depends highly upon the past data, and the system model
degrades the measurement information from the distant past. Hence, the
fading factor will discount the heavy reliance on the past data helping
to minimize the divergence of state estimation [29]. Fig. 3.6 shows a
schematic flow diagram of the estimation process where the fading factor
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Fig. 3.6. Block diagram for SoC estimation.
is optimized offline based on the pulse discharge test as will be explained
and the model parameters obtained from RLS stage are passed to FKF
for OCV estimation. To apply FKF on the battery model shown in Fig.
3.5(b), a continuous time state space representation of the circuit must
be formulated first provided that OCV is one of the state variables to be
estimated as follows:
ẋ(t) = Ax(t) +Bu(t) (3.11)
y(t) = Cx(t) +Du(t) (3.12)
where x = [Voc V1]
T, u = I, y = Vt. The matrices A, B, C, and D are:
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
A =
 0 0
0 − 1R1C1

C =
[
1 1
]
B =
[
1
Coc
1
C1
]
D = R0
(3.13)
For discretizing the state space model with reasonable accuracy, second
order Hanselmann approximation [75] is adopted where the matrices A,
B, C, and D are transformed to Φ, Γ , C, and D[
Φ Γ
C D
]
=

1 0
0 1− TsR1C1 +
T 2s
2R21C
2
1
Ts
Coc
Ts
C1
(1− Ts2R1C1 )
1 1 R0
 (3.14)
After discretization, the state space model expressed in (3.11) and (3.12)
becomes as follows:
xk+1 = Φkxk + Γ kUk (3.15)
yk = Ckxk +DkUk (3.16)
Then, FKF is used for the estimation of Voc recursively with the following
recursion equations, A priori state estimate time update:
x̂−k = Φkx̂k/k−1 + Γ kUk/k−1 (3.17)
A priori error co-variance update:
Σ−k = ΦkαΣk/k−1Φ
T
k +Qk (3.18)
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Kalman gain matrix:
Lk =
Σ−kCk
CTkΣ
−
kCk +Rk
(3.19)
A posteriori state estimate measurement update:
x̂+k = x̂
−
k +Lk[yk −Ckx̂
−
k −DkUk] (3.20)
A posteriori error co-variance measurement update:
Σ+k = [I −LkCk]Σ
−
k (3.21)
where Qk and Rk represents the process and measurement noise co-
variances, respectively and α is the fading factor. As mentioned earlier,
the filter is capable of eliminating the memory effect through the tuning
of α. In common practice, α−1 should take a value that is in the range be-
tween 0 and 1 in order to increase the weight of recent measurement data
in updating the state estimation. It is worth mentioning that the equa-
tions describing FKF are identical to those of the KF except for α in the
time propagation error co-variance which is equal to 1 in case of KF. The
OCV estimation and optimization of fading factor with SoC estimation
results are presented in section 6.
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3.5 SoC-Based Self-Equalization Algorithm
The divergence of SoC between the cells in a battery pack is very com-
mon due to the variation of cells’ internal impedance and their varying
degradation rate across their lifetime. Fig. 3.7 is used as demonstration
to represent the battery pack with 4 cells connected in series getting a
constant current charge from a charger with arbitrary initial SoC. The
varying size of the cells indicating a variation in their true capacity with
the fact that the SoC will be varied too if true capacity is one of the
parameter in the SoC estimation. The total usable true capacity in safe
range for a battery pack is limited by one cell with the lowest true capacity
as depicted in Fig. 3.7(a-2). As can be seen in Fig. 3.7(a-3), cell C1-C3
will be overcharged if there is no equalizer with equalization algorithm to
manage the charge distribution on the battery pack. With an equalization
algorithm, full capacity of the battery pack become available for the load
because the equalization algorithm will adjust the amount of charge to
compensate the SoC difference for each cell according to their own true
capacity.
A time-based SoC equalization algorithm is proposed here which will
work together with the flyback converter equalizer for 24 cells battery pack
as presented in section 4.3. The SoC of each cell will be screened for every
sampling time of the BMS data acquisition system and the average state
of charge will be calculated as below:
SoCref =
SoC1 + SoC2 + SoC3 + ...+ SoCN
N
(3.22)
SoCref will be set as the reference dynamically for the equalization algo-
rithm. N is the total number of cells connected in series. The deviation
of each cell’s SoC will be computed and converted into the time duration
that is needed to turn on the MOSFET gate of the equalizer for equaliza-
tion process. The equalization duration for cell n in second, TEQ−n, can
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Fig. 3.7. Constant charging battery pack: (a) Without equalization algorithm, (b)
With equalization algorithm.
be obtained by following equation:
TEQ−n =
±|(SoCref − SoCn)×Qtrue × 3600|
100× ICharge/Discharge
(3.23)
The positive sign of the equation indicates that particular cell need to
be discharged for the computed duration or otherwise discharge if it is
negative duration. ICharge/Discharge can be calculated using equations 4.3
and 4.7 from section 4.3.2.
In order to activate the equalizer automatically, a condition was set for
the equalization algorithm. Any cell in the battery pack that exceed the
SoCref by more than 1%, the equalizer will be activated. This is the SoC-
based self-equalization algorithm with bound condition being proposed
and implemented in the BMS. The results of the equalization algorithm
are presented in section 6.2.
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BMS Circuit and Embedded Systems
4.1 Battery Management System Platform
There are four major components constitute the BMS platform in this
thesis as illustrated in Fig. 4.1. The most basic setup for a BMS will
only have the voltage and current monitoring module which is adequate
enough for simple battery-powered electronics applications.
Complication of a BMS is escalated when additional hardware for spe-
cial function is integrated such as cells equalizer module. It is responsible
for regulating the capacity level across the battery stacks to minimize the
discrepancy in SoC variation between series connected cells. The elec-
trical energy transfers amongst the cells in both directions according to
the cells’ equalization algorithm to achieve balanced state is possible by
using the DC-DC power converter. Isolated electrical power conversion is
more feasible for this application where direct surge of current across the
battery pack upon activation of cells’ equalization algorithm is avoided.
Various cells’ equalizer topologies have been introduced by researchers as
described in chapter 2. Bidirectional charge transfer from single cell to
battery stacks and vice versa is the main cells’ equalizer circuit topol-
ogy that is desirable and being implemented in the thesis. Details of the
topology will be outlined under section 4.3.
Additional peripheral modules as the supportive elements for multi-
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Fig. 4.1. BMS major hardware modules.
subsystems expansion, for example, temperature sensing system for bat-
tery pack’s temperature change detection, wireless data transfer between
remote host system and the BMS, and GPIO module for external hard-
ware control such as battery pack and BMS cooling system,are easily
implemented for an optimum operating environment in EVs application.
Nonetheless, not all of these peripheral modules are strictly required or
to be referred as ubiquitous blocks for a functional BMS; it is indeed,
enhances the robustness and versatility of the BMS they’re attaching to.
Each subsystem of the peripheral modules will be described under section
4.4.
A master controller being employed to coordinate not only the com-
munication network for all above-mentioned hardware modules but also
housing the data processing engine like the SoC and equalization algo-
rithms for each of the series connected cell. Concurrently it has to store
all measurement data at reasonable time interval and acts as a server for
web application as well. This rather demanding requirement lead to lim-
ited but obvious selection of the master controller as a central command
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unit for the BMS in EVs application. More about functionality of the
BMS master controller will be discussed under section 4.5.
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4.2 Cell Voltage And Current Monitoring Modules
The most primitive BMS can be constructed from as simple as just a volt-
age and current monitoring modules and a master controller unit (MCU)
with a display to indicate battery’s status as depicted in Fig. 4.2. This
typical BMS does not include cell equalizer and other supplement modules
thus greatly reduce the application space requirement. It is intuitively easy
to be understood and implemented just without the consideration of cell
capacity imbalance scenario which will affect the battery life in the long
run. The proposed BMS architecture with cell equalizer and the following
peripheral modules is essentially designed and expanded base on this core
platform.
4.2.1 Voltage Measurement
Albeit the voltage and current monitoring are categorized under the same
module, they are actually communicate to the master controller indepen-
dently from the circuit topology point of view. For voltage monitoring
module, the addressable LTC R©6804 multicell voltage monitoring chip was
chosen. Each of the chip is capable of measuring up to twelve cell’s volt-
ages connected in series with total measurement error (TME) of less than
1.2mV and allowed to daisy-chain with subsequent chips to measure up
to 100s of series connected cells simultaneously. In other words, multiple
LTC R©6804 chips can be connected in series allowing continuous data log-
ging of long, high voltage battery strings. The addressable feature of the
chip enables the voltage measurement data across all cells on the stack
to be more manageable and trackable. It has two 16-Bit Delta-Sigma
analog-to-digital converters (ADCs) to capture six cell’s voltages each.
Furthermore, the data acquisition rate can be programmed to as high as
290µs for all twelve cell’s voltages with compromisation of higher signal
noise. Flexibility of being able to get power from the battery stack or
from an independent power supply make it suitable to be implemented as
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Fig. 4.2. Simple BMS.
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standalone or in laboratory application.
4.2.1.1 Isolated Communication Interface
The isolated serial peripheral interface (∗isoSPI) port on the chip is an
extra optional communication protocol other than the common serial pe-
ripheral interface (SPI) port. This communication interface is designed
for low packet error rates as the wire is more likely subjected to high radio
frequency (RF) fields. This is necessarily if high speed and EMI immu-
nity are part of the design requirement in the communication system with
neighbouring chips for battery pack with more than 12 cells. However,
the bidirection command streams between the master controller and the
first LTC R©6804 have to go through a conversion from common SPI to
isoSPI and the opposite way when retrieving data via a SPI-isoSPI chip.
LTC R©6820 [76] is deemed to be the most suitable bridge for handling
this type of communication between any two isolated devices through a
single twisted-pair connection. The chip can be used to convert the SPI-
isoSPI signals by encoding the common SPI signal into differential pulses.
Fig. 4.3 [77] shows the connection of the MCU with all LTC R©6804 via
LTC R©6820 forming a large parallel SPI network. Each of the voltage mon-
itoring chip is paired with an external transformer (T2-TN) coupled with
T1 to accommodate the twin twisted wire of isoSPI communication to
achieve the isolation. It is very obvious that the command code from the
MCU will be broadcasted to all LTC R©6804 chips but since those chips
are addressable, only the addressed chips will respond to the particular
command code and return the requested data back to the MCU. With
this setup, the voltage monitoring module is flexible to be matched with
any master controller ready with common 4-wire SPI port while preserving
the ability of power surge protection at the same time.
∗The technology is registered under Linear Technology Corporation’s trademark.
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Fig. 4.3. Multiple stacks voltage measurement .
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4.2.1.2 Interface Routing Guideline
To further optimize the immunity of the circuit, the layout of routing
signal line for the isoSPI communication path is also important. There
are few guidelines [77] must be adhered to ensure the integrity of the
signals:
1. The external transformer should be planted less than 2cm from the
isoSPI cable connector.
2. The LTC R©6804 should not be planted less than 2cm away from the
external transformer to achieve magnetic field coupling isolation.
3. The ground plane should not be planted under the isoSPI cable con-
nector, the transformer, or in between the external transformer and
the cable connector.
4. The isoSPI signal should be isolated from neighboring circuits by
more space allocation or ground metal.
The isoSPI drive currents can be adjusted for a trade-off between
power consumption and noise immunity. Bulk current injection (BCI) [78]
test had been used to evaluate the noise immunity of the LTC R©6804. The
isoSPI system is capable of passing 200mA BCI test with no transmitted
bit errors and it is sufficient for automotive application.
4.2.1.3 States of Operation
The are two independent sets of operating states on the LTC R©6804 chip.
One is responsible for core operation related to ADC, while the other one is
for controlling the isoSPI communication port for data transmission. Fig.
4.4 and Fig. 4.5 [77] show the operation state diagrams for LTC R©6804.
As can be seen, there are four states on core circuit operation and three
states on isoSPI circuit operation. Each of the state has a designated
timing for state transition. Table 4.1 [77] shows the typical duration for
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Fig. 4.4. Core operation state diagram of LTC6804.
each state transition. Both core and isoSPI operations work together in
the LTC R©6804 to receive command code, obtain the ADC result, and
finally send the result back to the MCU.
Sleep state is the first state for the core operation where the current
drawn is at its lowest. Here, the isoSPI operation will fall into the Idle
state as well. If wake up signal is detected, the LTC R©6804 will take
twake duration to switch to Standby state from Sleep state. If subsequent
wake up signal is not detected for tsleep duration, it will switch back to
Sleep state. At Standby state, if a valid ADC command is received or
the Refon bit is set to 1, the IC will continue switch to either Refup or
Measure state accordingly after trefup duration. Once in Refup state, the
LTC R©6804 is ready to receive ADC command and enter Measure state.
As the reference is powered up, it is faster to initiate ADC conversion from
this state compared to from Standby state. It will return back to Standby
state when the Refon bit is set to 0 manually by using the command
code. The actual ADC conversion takes place at Measure state and most
amount of current is drawn at this state. Depending on the Refon bit,
the Measure state will switch back to either Refup or Standby state once
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Fig. 4.5. isoSPI operation state diagram of LTC6804.
the ADC conversion is completed.
The isoSPI operation begin at Idle state. The speed to switch to
Ready state depends on which state is the core operation at during that
time. It will take tready duration if the core operation is at Standby state
and will take twake if it is at Sleep state. The state transition will be
initiated instantaneously if the core operation is at Standby state. The
isoSPI port is ready for communication once it is in Ready state. After
tidle, if there is no data transmision triggerred within that duration, the
isoSPI operation will switch back to Idle state. Otherwise, it will go to
Active state where maximum current will be drawn according to the clock
frequency which determines the speed of data transmission and reception
on the LTC R©6804.
The power consumption of the LTC R©6804 is not fixed for both oper-
ations and their respective state. Pins V + and VREG (typically 5V) on
the chip are set to get the power supply from the battery pack instead of
external supply for standalone application. Table 4.2 and table 4.3 [77]
show the details on the current consumption for each state.
Table. 4.1. Typical state timing specification
Symbol Duration
twake 100µs
tsleep 2s
trefup 3.5ms
tidle 5.5ms
tready 10µs
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Table. 4.2. Core operation current consumption
State IV+ (µA) IREG(CORE) (µA)
Sleep 1.6 2.2
Standby 32 35
Refup 550 450
Measure 550 11500
Table. 4.3. isoSPI current consumption equation
State IREG(isoSPI)
Idle 0A
Ready 1.8mA + 3 * IB
Active Write: 1.8mA + 3 * IB + (0.3mA) *
10−6
tclk
Read: 1.8mA + 3 * IB + (IB + 0.3mA) *
10−6
tclk
Note: IB is the isolated interface bias current set to 1mA and tclk is the SPI clock period set to 1µs.
4.2.1.4 ADC Resolution And Range
LTC R©6804 is using Delta-Sigma ADC [79] which is known for its con-
version speed and accuracy. It is one of the oversampling type of ADC
instead of the ubiquituous Nyquist-rate converter. The format or size of
each ADC measurement data is of type unsigned integer 16-bit with least
significant bit (LSB) of 100µV. Under Normal mode, this type of ADC
has a relatively low and constant quantization noise across the voltage
range between 0.5V to 4.5V as depicted in Fig. 4.6 [77]. The voltage
range is also known as the precision range of the ADC. A slight quantiza-
tion noise increases at both ends of the precision range as the ADC input
voltage coming near to the upper and lower limits of the ADC range but
they are still considered well under acceptable level with maximum noise
of ± 250µVp-p. Since Normal mode is the chosen one, according to ta-
ble 4.4 [77], the last two bits of the 16 bits data shall be excluded and
truncated to the 14-bit noise free resolution data.
Table. 4.4. ADC resolution and range
Mode Precision Range Format Max Noise Noise Free Resolution
Fast Unsigned ± 4mVp-p 10 bits
Normal 0.5V-4.5V integer ± 250µVp-p 14 bits
Filtered 16-bit ± 50µVp-p 16 bit
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Fig. 4.6. Normal mode measurement noise according to ADC input voltage.
4.2.2 Current Measurement
Current is one of the most important input for the BMS following by the
cell’s voltage measurement, specifically for both the SOC and equalization
algorithms. Non-invasive type of hall effect current sensors have been
used for this purpose. The current analogue signal from the load, battery
charger and each cell will be multiplexed and then transmitted to the
MCU’s ADC pins.
4.2.2.1 Current Transducer
There are three different types of current measurement data that need to
be treated separately. The first one is the cell equalizing charge/discharge
current, then the load current and the last one is the battery pack charger
current. Since there are 24 cells total in the battery pack, they will be 26
current transducers including for the load and charger currents as depicted
in Fig. 4.7 and Fig. 4.8. T1 to T24 are representing the hall effect sensors
that will measure equalizing current from cell 1 to cell 24. Fig. 4.7 shows
the first group circuit diagram for cell equalizing and charger current
measurement. T1-T4 and T13-T24 showing the detail signal path to
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U1 and U4 respectively while the rest of the transducers are representing
the similar circuitry path except T25 is specifically for measuring charger
current and T26 is for measuring load current. All measured analogue
current signals will be sent back serially to the ADC pins on the MCU
according to the preset sampling time which is about one second.
4.2.2.2 Signals Multiplexing
The signal transmission from multiple current sensors can be realized by
implementing two stages of addressable multiplexing operation with an
input/output (I/O) expansion chip. Each of the chosen 4-channel high
performance complementary metal-oxide-semiconductor (CMOS) differ-
ential analog MUX is capable of taking four differential inputs. This
means that one out of four of the signal channels can be selected via a
2 bits address pins (A0-A1) for each MUX. The first stage of multiplex-
ing current data contains six units of MUXs (U1-U6) with each three of
them form one group (group U1-U3 and group U4-U6 separately) to mea-
sure the charger and load currents, and also the twenty four equalizing
currents. If larger battery pack is required, each additional twelve cells
to the battery pack will need an extra group of MUXs at the first stage
and one MUX at second stage of multiplexing operation. Second stage
of multiplexing operation is responsible for selecting the MUX with the
corresponding scheduled channel from first stage MUXs. So, each current
measurement from the first stage MUXs will be sequentially transmitting
the data to the MUX at second stage according to command code. Since
the MUX is having 4 input channels, the charger current measurement
data can be fed to the fourth channel (S4A) of the first MUXs (U7) at
the second stage multiplexing while the load current can be fed to the
fourth channel (S4A) of the second MUX (U8) at the same stage.
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Fig. 4.7. First group current measurement MUX diagram.
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Fig. 4.8. Second group current measurement MUX diagram.
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Table. 4.5. Multiplexer truth table
Channel AX0 AX1 AX2 AX3
Cell 1 0 0 0 0
Cell 2 1 0 0 0
Cell 3 0 1 0 0
Cell 4 1 1 0 0
Cell 5 0 0 1 0
Cell 6 1 0 1 0
Cell 7 0 1 1 0
Cell 8 1 1 1 0
Cell 9 0 0 0 1
Cell 10 1 0 0 1
Cell 11 0 1 0 1
Cell 12 1 1 0 1
Charger X = 1 1 1
Load X = 2 1 1
Note: Group 1, X = 1; Group 2, X = 2.
4.2.2.3 Multiplexer Selector
Due to limited I/O pin available on most generic MCU to accomodate
large number of signal inputs, I/O expansion is one of the options that
could be utilized. A 8-bit I/O expander is used as the extension of the
MCU’s I/O pins to measure the currents. Equipped with two-line bidirec-
tional bus inter-intergrated circuit (I2C) as shown in Fig. 4.9, command
code from the MCU can reach down to the I/O expander for selecting
the scheduled MUX’s channel to retrieve the analogue signals via the I2C
interface which are serial clock (SCL) and serial data (SDA). Table 4.5
is the multiplexer truth table with 4-bit binary address with combination
of 2 stages 2-bit binary address of MUX to select any cell from a group
of battery plus charger current if it is of group one or load current if it
is of group two. As mentioned before, the second stage MUX U7 and
MUX U8 will select the corresponding channel from first stage of MUXs
depending on configuration bits AX2 and AX3 and so with the selection
of signal from the current transducers with bits AX0 and AX1. Eventually,
the analogue signals from MUX U7 and MUX U8 will be sent back to the
MCU for analogue to digital signal conversion.
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Fig. 4.9. MUX selection with I/O expander.
4.3 State of Charge Equalization Module
Imbalance battery pack is often an issue that always being considered the
least by most on-market BMS manufacturers. This would not be a major
issue if a particular application is designated to operate in a non-dynamic
and low power demand load as such circumstances are less likely to impose
critical threat or danger. Even it does happen, replacing the whole battery
pack would solve the problem almost immediately providing the battery
pack is not gigantic and the process is not costly. But this is absolutely not
economically feasible, especially when the cost of a rechargeable battery
pack is not cheap and the old battery pack is not actually fully dead to
be written off.
Another better approach is by implementing the passive type equal-
izing method. Cells’ SoC equalization can be achieved by removing the
excess charge from the cell with highest SoC through the resistive el-
ement by heat. Obviously, cell equalization can be achieved with the
caveat of wasting the limited valuable charge of the battery pack. Every
single charge counts when it comes to the application that recharging the
battery pack is not always available at anytime and anywhere.
Complications do occur and need to be resolved in order to equalize
all cells in a battery pack in an efficient way, from software algorithm
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until to the physical circuitry design, and it is not a straighforward task
to accomplish. This is due to the fact that, there is at least one criterion
that need to be met prior coming to the stage of designing both the cell
equalization algorithm and the hardware circuitry, and that is the accurate
SoC estimation. It is the main factor that drives the cell equalization
algorithm. As in section 3.4 and section 3.5, the estimation of SoC and the
equalization algorithms have been discussed. Next, the hardware circuitry
for cells’ equalization module will be elaborated.
4.3.1 Dual Directional Equalizer
In section 2.3, both passive and various active type of equalizer’s circuities
have been explained. To achieve the most optimum energy recovery while
able to keeping equalized battery pack at most time, dual directional syn-
chronous flyback equalizer will be implemented for active cell equalization
in this thesis. The circuit topology is designed in a way that the equal-
ization algorithm has the flexibility to couple with it seamlessly even after
several improved iterations in future. The operating principle of the power
converter is relatively similar to buck-boost converter with the schematic
shown in Fig. 4.10. This is one single module that will be applied across
all the cells in the battery pack. The primary side of the transformer is
connected in parallel to one individual cell while the terminal of the battery
pack, including the cell itself, will be connected to the secondary side of the
transformer. Physical isolation between primary and secondary side of the
transformer will further enhance the safety and reliability of the system.
Along with the passive RC network for signal filtering purpose, MOSFET
is one of the active component that will be served as the switch for dual
directional energy transfer across the transformer. The n-type MOSFET
will be controlled by an equalizer controller for any switching sequence
based upon the equalization algorithm. With this robust configuration,
the charge can be transfered from each individual cell to the whole battery
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Fig. 4.10. Single unit flyback equalizer.
stacks and vice versa with efficiency (ηCharge/Discharge) up to 92% [80].
4.3.2 Cell Equalizer
The role of the cell equalizer here is not just to drive the MOSFET’s gate
but also has to detect system fault, prevent over equalizing current flow
and receive command from the MCU via a standard serial interface. The
LTC R©3300 is the integrated chip that contains all the features mentioned
above. Each of the LTC R©3300 is having six units of the cell equalizers
and they can equalize six cells connected in series in a group and it is
expandable with multiple series-connected LTC R©3300 chips for a larger
battery pack. So, the number of LTC R©3300 chips required to equalize a
series-connected of N cells is N/6 rounded up to nearest interger. Thus,
for the research project here, four LTC R©3300 chips have been used for
24 cells connected in series. Fig. 4.11 shows the communication and
data path from MCU to the fully populated LTC R©3300 chips with 24
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Fig. 4.11. Cells’ Equalizers with with voltage monitors for 24 cells battery pack.
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cells through the LTC R©6804. This diagram represents the architecture
of the BMS’s core structure for voltage measurement and cell equalizers
control. The on-chip equalizer current sensors are responsible for de-
tecting the peak current flowing through both sides of the transformer
windings when equalization start to operate. Within the LTC R©3300 chip,
the integrated protection circuit will limit the peak current by clamping
the ON activating duration of the MOSFET’s gate. Other than that, it
also provides overvoltage and undervoltage protections upon equalization
operation. In any worst case that would happen, it will automatically
shut off the equalization operation to prevent further switching of large
currents that will flow through between cells.
4.3.2.1 Charging Mode
When the corresponding cell equalizer receives charging command from
the MCU, the secondary side MOSFET will turn ON and the current
from the battery pack will flow through the transformer. Concurrently,
the charging current will be monitored by the cell equalizer and once it
reaches the peak current Ipeak−sec, the MOSFET will turn off. Ipeak−sec
can be determined by the equation [80]:
Ipeak−sec =
50mV
Rsec
(4.1)
Here, it can be seen that the Ipeak−sec can be programmed by swapping
the Rsec to a desired resistance value as in Fig. 4.10 but for safety
reason the peak current is not advisable to be programmed to exceed 10A.
Immediately after secondary MOSFET is turned OFF, the current from
the transformer will then flow in the primary side circuit thus charging
the dedicated cell from the entire battery stack. To minimize power
loss during charging mode, the synchronous primary MOSFET will turn
ON as well. Fig. 4.12(a) illustrates the equalizing current ramps up to
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Fig. 4.12. Equalizing cycle for single cell: (a) Charging mode peak current, (b)
Discharging mode peak current.
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Ipeak−sec at secondary winding and then transfered to primary winding,
hence, charging the selected cell. Once the current at primary side drops
to zero, the primary MOSFET will be turned OFF and the secondary
MOSFET will turn back ON. The cycle will repeat as long as that equalizer
is activated. The secondary side current, Isec, from the battery pack and
the charging current, ICharge to the specific cell can be obtained by the
following equations [80]:
Isec =
Ipeak−sec
2
(
Tratio
Btotal + Tratio
) (4.2)
ICharge =
Ipeak−sec
2
(
Btotal × Tratio
Btotal + Tratio
)ηCharge (4.3)
where Btotal is the total number of cells in the pack, Tratio is the turn
ratio of the transformer at secondary winding from the primary winding
at 1, and ηCharge is the charging transfer efficiency.
While the charge transfer frequency, FCharge, as seen at the MOSFET’s
gate driver output of the equalizer, can be calculated with the equation
[80]:
FCharge =
Btotal
Btotal + Tratio
(
Vcell
Lpri × Ipeak−sec × Tratio
) (4.4)
where Vcell is the voltage value at that particular cell and Lpri is the
inductance at primary winding.
4.3.2.2 Discharging Mode
When the corresponding cell equalizer receives discharging command from
the MCU, the primary side MOSFET will turn ON and the current from the
selected cell will ramp up to Ipeak−pri and the energy will be stored at the
transformer’s primary winding as indicated in Fig. 4.12(b). Concurrently,
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the discharging current will be monitored by the cell equalizer and once
it reaches the peak current Ipeak−pri, the MOSFET will turn off. Ipeak−pri
can be determined by the equation [80]:
Ipeak−pri =
50mV
Rpri
(4.5)
Similar to charging mode, the Ipeak−pri can be programmed by swap-
ping the Rpri to a desired resistance value as in Fig. 4.10 but for safety
reason the peak current is not advisable to be programmed to exceed
10A. Immediately after primary MOSFET is turned OFF, the stored cur-
rent from the transformer will then flow into the secondary side circuit thus
discharging the dedicated cell from the entire battery stack. To minimize
power loss during charging mode, the synchronous secondary MOSFET
will turn ON as well. Once the current at secondary side drops to zero, the
secondary MOSFET will be turned OFF and the primary MOSFET will
turn back ON. The cycle will repeat as long as that equalizer is activated.
The primary side current, Ipri, from the battery pack and the discharging
current, IDischarge from the specific cell can be obtained by the following
equations [80]:
Isec =
Ipeak−pri
2
(
1
Btotal + Tratio
)ηDischarge (4.6)
IDischarge =
Ipeak−pri
2
(
Btotal
Btotal + Tratio
) (4.7)
where ηDischarge is the discharging transfer efficiency.
While the discharge transfer frequency, FDischarge, as seen at the MOS-
FET’s gate driver output of the equalizer, can be calculated with the
equation [80]:
FDischarge =
Btotal
Btotal + Tratio
(
Vcell
Lpri × Ipeak−pri
) (4.8)
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where Vcell is the voltage value at that particular cell and Lpri is the
inductance at primary winding.
4.3.2.3 Maximum ON Time Protection
As mentioned before, the LTC R©3300 contains fault protection feature
which is by clamping the maximum limit duration of ON time that the
charging and discharging currents are permitted to ramp up on either the
primary or secondary windings. Just like the equalizing peak currents,
the maximum ON time to excite the MOSFET’s gates for both primary
and secondary sides are also programmable by changing Rt0N−pri or/and
Rt0N−sec resistance value(s) according to the following equations [80]:
tON−pri(max) = 7.2µs
Rt0N−pri
20kΩ
(4.9)
tON−sec(max) = 1.2µs
Rt0N−sec
15kΩ
(4.10)
This protection feature can be turned off by pulling up both the resistors
to 5V.
4.3.2.4 Communication Interface
In order to be able to activate all the features as discussed above, the
communication ports plays an important role to deliver the command to
the cell equalizers. Each LTC R©3300 has two set of SPI bus compatible
serial port pins. The low side pins are chip select input (CSI), clock input
(CLKI), serial data input (SDI) and serial data output (SDO). The high
side pins are chip select output (CSO), clock output (CLKO) and serial
data output-to-input (SDOI).
Initiated by the MCU, the LTC R©6804s will drive the bottom LTC R©3300’s
CSI and CLKI input pins up to the top LTC R©3300 via its CSO and CLKO
output pins. SDI is served as a data input port when receiving command
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from the LTC R©6804 while for the next LTC R©3300 of a stack, SDI will
serve as data output, sending the data back to upper LTC R©3300. SDO is
tied to the SDI at the bottom LTC R©3300, to form a single, bidirectional
port called serial data output-to-input (SDIO). For top LTC R©3300, the
SDO is left floating.
As indicated in Fig. 4.11, the cell equalizers are daisy-chained in se-
ries on each battery stack with 12 cells, and they are receiving command
from the MCU via LTC R©6804. The positive power supply of the bot-
tom LTC R©3300 is connected to the negative power supply of the top
LTC R©3300. When LTC R©3300s are stacked in this manner, they can be
daisy-chained by connecting the high side port of the bottom LTC R©3300
to the low side port of the top LTC R©3300. With this configuration, the
MCU can write to or read from the cascaded LTC R©3300s by translating
the voltage level of the signals between the low side and high side ports
to pass data up and down the battery stack as if they formed one long
shift register.
4.4 Peripheral Modules
The peripheral modules on the main board are dedicated to perform as
the auxiliary supporting system and also preparation for future system
expansion for the BMS discussed here. Most basic but crucial parts are
the power regulation modules that can supply various DC voltage levels
with sufficient currents. The common output voltage levels for majority
of the industrial applications will be at 24V, 5V and 3.3V. With 12V
input from external power supply or optional from battery pack itself,
the voltage can be either stepped up or stepped down to the regulated
voltage. Fig. 4.13 shows the circuitries that will output the regulated
voltage levels respectively using the generic voltage regulator chips. All
the hall effect equalizing current sensors discussed in section 4.2.2 are
powered by the 5V power regulation module with fuse protection.
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Fig. 4.13. Power supply regulation modules: (a) 3.3V output, (b) 5V output, (c)
24V output.
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Fig. 4.14. Main board GPIO port modules.
Fig. 4.15. Throttle relay module.
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Fig. 4.16. Charger RS-232 interface module.
Couple the GPIO (port 1-3) modules as pictured in Fig. 4.14, extended
from the MCU with the 3.3V power regulation module, the BMS’s main
board is now flexible to accommodate with any extra subsystems that will
enhance the BMS in various dimensions, such as, cooling system, fail-
safe system, et cetera. Port 1-3 GPIOs are set to output as default with
the optional bypass jumpers over the pull-up transistors if reconfigured
to input if it is desirable. Next, GPIO port 4 is set to control a 5V
relay switch, forming the motor controller’s throttle relay module which is
taking the power from the 5V power regulation module as shown in Fig.
4.15. This module is taking care the whole part related to EVs’ motor
controller. Apart from the GPIO ports module, a 3G/4G/wifi module
is also installed on the BMS’s main board, taking 12V supply from the
either external power supply or from the battery pack. This wireless
communication module is meant for sending/receiving the command/data
between the BMS and remote hosts through wireless internet connection.
The last peripheral module is the battery pack charger RS-232 in-
terface module as shown in Fig. 4.16. It is responsible to interface the
communication pathway with the common serial 2-line wires, between the
MCU and a generic battery pack charger using universal asynchronous re-
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ceiver/transmitter (UART). Note that the photocouplers are taking the
power from the fused 3.3V power regulation module.
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4.5 Battery Management Master Controller Unit
Last but not least, the brain of the BMS that will orchestrate the BMS
hardware modules as a whole will be the MCU. It communicates directly
with the monitors, equalizers, and charger to obtained all the important
information and implement the equalization algorithm accordingly, and of
course, also processing the SoC algorithm. However, the role of the MCU
for the BMS is not just about monitoring and directing the equalization
events of the battery pack but it has to be functioning as a network pro-
cessor and database for handling/storing those incoming/outgoing data.
With all these, a MCU with ample I/O ports and capacity to uphold its
role as a master controller for the whole system is required.
BeagleBone Black (BBB) [81], an open-hardware Linux-based single-
board computer (SBC) with a size of no more than a credit card, is used
as the master controller for the BMS discussed here. It is loaded with
1GHz AM335X ARM R©Cortex-A8 32-Bit reduced instruction set comput-
ing (RISC) processor which can perform up to 2000 million instructions
per second (MIPS) with open-source software compatibility running at
maximum 2.3 watt. When compared with other SBCs, it stands out with
a clear edge due to the extraordinary amount of low-level interfacing ports
that allowed it to connect to external devices for various type of applica-
tions. Fig. 4.17 shows the two multiplexed expansion headers female pin
map on the BBB and table 4.6 [82] states all the available functions of
I/O ports on the P8 and P9 headers. Although there are 92 pins on the
BBB, not all functionality listed in the table can be used simultaneously.
In fact, some of them sharing the same pin but configurable in order to
perform other function if required.
The BMS’s main board is designed in a way that the BeagleBone
Black can be plugged onto the BMS’s main board with the expansion
headers connected to the rest of other hardware modules. This make it
convenient to be swapped out for replacement if needed. Note that the
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Fig. 4.17. P9 and P8 expansion headers on BBB.
BBB’s P9 header at pin 5 is getting the 5V/2A regulated switching power
supply from the power regulation module as pictured in section 4.4, Fig.
4.13(b).
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Table. 4.6. BBB P9 and P8 headers available functions
Port Amount/Type Function Description
GPIO 65 The total available GPIO pins that can be used will
reduce if they are configured to either communication
buses or other port interfaces. Only 4 GPIO pins are
occupied for the BMS.
Analog Output 8 x PWM There are eight pulse width modulated (PWM) outputs
can be used with variable analog output (0V-3.3V).
Analog Input 7 There are seven 12-Bit 1.8V always available analog
inputs on the headers.
Power Supply 5V, 3.3V, 1.8V There are 5V and 3.3V power supplies with one 1.8V
reference supply for ADC inputs.
Timers 4 Can be used to generate external clocks for interfacing
to external devices.
Buses 2 x I2C There are two I2C buses to connect to several devices
with only two wires.
4 x UART For serial communication between two devices.
2 x CAN Controller area network (CAN) bus is used for vehicle’s
communication between network systems.
2 x SPI Provides synchronous serial data link over short dis-
tances.
GPMC General purpose memory controller (GPMC) can
used to connect to external memory devices like
FPGA/ASICS.
2 x MMC Interface buses that can be used to connect microSD
card and eMMC to the processor.
LCD Can be used to connect LCD screen.
2 x McASP Multichannel audio serial port (McASP) can be used to
connect to HDMI.
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5.1 Battery Management System Software Platform
The software platform of the BMS is built based on the network processor
(NP) hardware which can be any SBC that can run Linux operating system
(OS). As mentioned in section 4.5, the default choice of SBC is the BBB.
There might be circumstances where the BBB is to be replaced by a
more powerful MCU, but this is unnecessarily at least for the next couple
of years to come. There might also be circumstances where dual NPs are
required for load balancing , such as, when larger battery pack with more
series connected cells for EVs are used or when more functionalities are
added to the BMS.
The software platform is built to be independent on the version of the
BBB, but is more dependent on the version of the Linux OS and Linux
distribution used. For any change in the hardware version of the BBB,
consideration has to be made if the OS installed has to be updated, and
if the OS changes, then the built environment would have to be rebuilt
and all the application recompiled. All software applications are designed
to be compiled for any Linux platform.
The chosen Linux distribution here is Arch Linux ARMv7 specifi-
cally for BBB. It is freely available to date to download from “https:
//archlinuxarm.org/platforms”. Arch Linux is chosen because it
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Fig. 5.1. Software submodules on the NP platform.
is open source, lightweight, scalable and has a large number of prebuilt
packages support.
The network processor software is designed as a distributed system
with multiple submodules communicating between each other using some
form of inter-processor communication (IPC). Web socket communication
with JavaScript Object Notation (JSON) data format is the preferred
way for the communication between the NP modules. Fig. 5.1 depicts
the software submodules and their respective connection type on the NP
platform. Each of the submodule will be discussed at following sections.
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5.2 Configuration Files
There are a multiple JSON structured configuration files to store the
system configuration and parameters. The applications can read/write
to/from these configuration files. These configuration files along with the
user database file (ArgusUsers.db) constitute the full configuration backup
of a system. By backing up all these files, a system can be cloned. Table
5.1 describes the relevant JSON files with their corresponding contents.
Table. 5.1. JSON files
File Description
MainBoardMdBusTableDataMap.JSON Contains the base boards data map. It contains all
the Modbus register details that is exposed by the base
board. This configuration file is not edited by hand but
is converted to the JSON format from an excel sheet.
NetworkProcessorDataMap.JSON Contains the Network Processors data map. It con-
tains all registers used by the Data Map that is local
to the Network Processor. This Data Map when com-
bined with the Base Board Data Map constitutes the
full system data map. The two files are kept separate
for maintainability. This configuration file is not edited
by hand but is converted to the JSON format from an
excel sheet.
NetworkProcessorDDNSConfig.JSON Contains the Network Processors Dynamic (DNS) Con-
figuration. The file is used by NPUC.
NetworkProcessorDataBaseConfig.JSON Contains the Network Processors database Configura-
tion. It lists all the databases, tables of each database
and columns of each database to be used for logging.
Each table is set to a timed interval type for logging.
The file is used by NPDB.
NetworkProcessorDataBaseConfig.JSON Contains the Network Processors database Configura-
tion. It lists all the databases, tables of each database
and columns of each database to be used for logging.
Each table is set to a timed interval type for logging.
The file is used by NPDB.
NetworkProcessNotifConfig.JSON Contains the Network Processors notifications. This file
is edited by the web app, when a user add/deletes/edits
notifications using the Notifications Settings page un-
der Settings. The file is used by NPNM.
NetworkProcessorUbloxConfig.JSON Contains the Network Processors Ublox configurations.
The file is used by NPUC.
70
Chapter 5. BMS Software Architecture
5.3 Database Management System
SQLite is being opted as the server-based database management system
of choice for the BMS. It is chosen over the more popular MySQL due to
the following reasons:
1. The server-based database supports multiple concurrent writes to the
database. It is also a multiple reader, single writer database. But if
multiple processes try to write to the database, the first one would
attain a lock and the rest would block.
2. Simple to manage as it is just a single file database.
3. No database engine to run which frees up the CPU.
One of the disadvantage of using SQLite is that the database file
cannot be hosted on an network file system (NFS). However, the BMS
here is only using local file storage, so this caveat is lifted.
As can be seen from Fig. 5.1, there are two database files in the
software platform. One is the user configuration database file named
Argususers.db, where the entire user configuration data is stored. The
other one is the logged data database file named ABBData.db, where all
logged data is stored.
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5.4 BMS Firmware
The BMS firmware is responsible for multiple roles in the software part,
primarily to manage any interface with BMS main board peripheral mod-
ules. The firmware is compiled as a library and then called by NPMBC.
Both NPMBC and the firmware need to be compiled in sequential order.
The functions of the firmware are listed as follow:
1. Read Voltage and Temperature from LTC6804.
2. Control main board auxiliary outputs.
3. Compute the SoC estimation algorithm.
4. Compute the cells equalization algorithm.
5. Handle equalizing commands from the web application through the
NPMBC.
6. Log measurement data to .csv files.
7. Read the real-time clock (RTC) and updates the Linux time on boot.
8. Push live operating data to the NPMBC supervisor application.
9. Manage peripheral communications: I2C and SPI.
The top level folder structure is created and detailed in table 5.2 as below:
Table. 5.2. Firmware folder structure
Folder Description
App Application level code
Drv Hardware interface drivers
LTC LTC6804 and LTC3300 firmwares
lib Built file output
The SoC and self-equalization algorithms are contained in the App
folder of the file system in the source codes - SOC.h and AutoEqualize.h.
The key function of SOC.h is SOC Get(), which is called by dataMapAPI.c
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each time the NPMBC requests a live data update. While the key func-
tion of AutoEqualize.h is Auto Equal(), which is activated whenever the
cells are imbalance in the battery pack.
The LTC folder contains the LTC R©6804 and LTC R©3300 source code
functions for the cell voltage monitoring and equalizer command execu-
tion. Multiple key functions will be called in the voltage monitoring task
to send a series of commands to the LTC R©6804 chips to read the cell
voltages of the battery pack. Example of code snippet for voltage moni-
toring task to read a group of cell voltages is as follow:
void Voltage Monitor Task(void)
{
//SET UPPER AND LOWER VOLTAGE
LTC6804 UVOV Threshold Set(0, 2.5, 4.0);
//TURN ON ADC REFERENCE FOR GROUP 0
LTC6804 Refon Set(0, TRUE);
//WAIT ADC REFERENCE UP
delay us(LTC6804 REFUP);
//CLEAR ADC RESULTS
LTC6804 Cell ADC Clear(0);
//START TO CONVERT ADC VALUES FOR GROUP 0
LTC6804 Cell ADC Start(0, LTC6804 CONVERSION 7KHZ MODE, LTC6804 CH ALL,
TRUE);
//WAIT ADC CONVERSION COMPLETE
delay us(LTC6804 CONVERSION ALL 7KHZ DELAY);
//READ CELL VOLTAGES ADC RESULTS FOR GROUP 0 AND STORE IN VARIABLE
“adc value”
comm success == LTC6804 Cell ADC Read(0, LTC6804 CH ALL, adc value);
};
Before sending the equalizing command, few equalizer control states need
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to be declared as follow:
typedef enum
{
//EQUALIZER IN SLEEP MODE
EQUALIZER CONTROL OFF,
//EQUALIZER IS PREVENTED FROM SLEEP, READY TO RECEIVE COMMAND
EQUALIZER CONTROL GUI,
//COMMAND IS LOADED TO EQUALIZER
EQUALIZER CONTROL SETUP,
//EQUALIZING COMMAND IS EXECUTED AND WILL TURN OFF AFTER
COMPLETED
EQUALIZER CONTROL ON,
//EQUALIZER COMMAND IS SUSPENDED
EQUALIZER CONTROL SUSPEND,
};
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Example of top level code snippet for active equalizer manual control to
drive an equalizer for a particular cell is as follow:
void Equalizer Start(set time, set mode)
{
//SET THE EQUALIZING TIME IN SECOND
Time Equalize[boardNumber][cellNumber]= set time;
//SET THE EQUALIZING MODE- CHARGE, DISCHARGE OR NONE
Mode Equalize[boardNumber][cellNumber]= set mode;
//LOAD THE EQUALIZING MODE AND TIME TO SPECIFIC BATTERY STACK AND
CELL
Set Equalizing Param(boardNumber, cellNumber, Time Equalize, Mode Equalize);
//EXECUTE THE EQUALIZING COMMAND
Exe Equalizer(boardNumber, cellNumber);
};
The Drv folder contains the driver source codes for I2C and SPI
communication interfaces and the lib folder contains the compiled BMS
firmware as a .lib file.
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5.5 Network Processor Main Board Client
The main board client is responsible for managing the interface between
the application main board’s specific processes on the firmware and also
the web interface. The functions of the NPMBC are listed as follow:
1. Read the configuration settings from the configuration files to create
and manage the datamap.
2. Connect to the firmware application and as a Modbus master and
poll the application for read/write updates at a regular interval.
3. Manage the web socket API connection clients session, by checking
the data base for the session validity.
4. Manage the web socket based API to make the datamap data avail-
able to external clients.
5. Do the shutdown, power down and reboot according to the datamap
register settings.
5.5.1 Datamap Management
A datamap is a flat data structure containing both live data and configu-
ration parameters. The full set of parameters are detailed in NetworkPro-
cessorDataMap.JSON and are managed by datamap.c. When NPMBC
initializes, the datamap JSON file is read and loaded into ramdom access
memory (RAM) as a JSON datamap object with default values contained
in the JSON file. The datamap source code provides an API to read
and write to the datamap’s value from other sources within the NPMBC
application. Table 5.3 details the datamap data type identifiers.
5.5.2 Main Board Interface
Mainboard.c manages the interface between the BMS firmware and the
datamap. The Mainboard.c initializes the firmware and creates a main-
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Table. 5.3. Datamap data type identifier
Data Type Identifier Description
Bool8 1 8-bit boolean type that identifies true or false.
Uint8 2 8-bit unsigned integer.
Uint16 3 16-bit unsigned integer.
Uint32 4 32-bit unsigned integer.
Uint64 5 64-bit unsigned integer.
Int8 6 8-bit signed integer.
Int16 7 16-bit signed integer.
Int32 8 32-bit signed integer.
Int64 9 64-bit signed integer.
Float32 10 32-bit floating point number.
Double64 11 64-bit double precision number.
String 12 A null terminated array of UInt8 data type. The place-
ment of the null terminator may be used to shorten the
string length from the maximum length (equal to the
“size”, minus one). The “size” may be retrieved from
the size field in its respective declaration of the string
record.
board object from MainBoardAPI.h that contains every variable shared
between the two applications. The function “SlotDataReamTimer()” of
the mainBoard object polls the firmware for a parameter update every
100ms. These values are then written to the datamap and hence subse-
quently updated on the web interface.
5.5.3 Web Socket Management
NPMBC initializes a web socket and handles connection request from the
web application, and validates the sessions before completing the socket
connection. The web socket API utilizes a JSON object containing a
command field and a value field.
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The API commands are detailed as below:
enum WSCommand
{
WSC GET ALL DM OBJECTS COMPLETE OBJECT,
WSC GET ALL DM OBJECTS ADDRESS VALUE,
WSC GET SEL DM OBJECTS COMPLETE OBJECT,
WSC GET SEL DM OBJECTS ADDRESS VALUE,
WSC GET SEL DM OBJECTS ADDRESS VALUE,
WSC SET BB UTS TIME,
WSC INVALID,
};
The web socket API enables the web application to read and write to
datamap upon request along with setting the BBB UTC time. Another
function of the web socket management is the periodic update of changed
objects, this means, only object that has changed since the last time it
was read will be sent to the web application asynchronously.
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5.6 Network Processor Database
The NPDB application is responsible for logging data from the datamap
into the database. This application connects to the NPMBC and retrieves
the data from the datamap using the NPMBC of the API and inserts it
into the database. The functions of the NP database application are listed
as follow:
1. Read the configuration settings from the configuration file to create
and manage the database.
2. Connect to the main board client over web sockets and retrieve the
required data from the datamap.
3. Log the required data into the database.
4. Manage the web socket-based API to make the database data avail-
able to external clients.
The API commands are detailed as below:
enum WSCommand
{
WSC GET DB COLS DATA,
WSC INVALID,
};
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5.7 Network Processor Ublox Client
The NPUC application is responsible for connecting to and managing all
the UBlox modules connected to the NP. This application connects to the
Ublox modem by sending the command and updates the datamap’s Ublox
registers with the data. The functions of the NP Ublox client application
are listed as follow:
1. Read the configuration settings from the configuration file and create
the Ublox objects and manage the Ublox modem.
2. Connect to the main board client over the web sockets and set the
Ublox data of the datamap.
The API commands are detailed as below:
enum WSCommand
{
WSC GET OPERATORS LIST,
WSC COMMISSION MODULE,
WSC ENABLE SIG QUALITY QUICK UPDATES,
WSC INVALID,
};
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5.8 Web Application and Development Framework
The web application is implemented by using NodeJS for back-end script-
ing. While HTML and JavaScript are implemented for the front-end.
Most of the pages are user responsive design, while some pages like set-
tings etc., are designed to be viewed only from a remote host’s monitor.
The functions of the NodeJS web framework are listed as follow:
1. Manage the initial login and the user session.
2. Use Express and EJS to render web pages.
3. Manage form submission that gets written to database or configura-
tion files.
4. Manage piping of the live data to the browser in the webpage dash-
board.
The final appearance of the web application GUI/front-end will be
shown in section 6.2.
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6.1 State of Charge Estimation
6.1.1 Optimization of Fading Factor
As the fading factor in FKF is a core parameter, it is important to optimize
its value for optimum estimation results. Genetic algorithms (GAs) are
employed to search for the optimum fading factor where the objective
function to be minimized is the error in estimating the battery’s terminal
voltage resulting from the discharge current pulses shown in Fig. 3.3(a,
b). Fig. 6.1 shows the estimation results of the terminal voltage using the
optimized FKF with α−1 = 0.99993 which yielded the minimum estimation
error. Once the value of the optimum fading factor is determined offline,
it will be a constant value and used for subsequent online SoC estimation.
6.1.2 Validation of SoC Estimation with FKF
To validate the effectiveness of the proposed technique in online SoC esti-
mation, 10 consecutive cycles of UDDS (Fig. 6.2(a)) and 28 cycles of real
vehicle current profiles (Fig. 6.2(b)) are applied on the selected LiFePO4
battery at room temperature. After identifying the battery parameters
R0, R1, C1, and Coc via the implemented RLS filter as in Fig. 6.3(a) and
Fig. 6.3(b), OCV is estimated using the optimized FKF and then SOC is
obtained via a lookup table prepared according to the dynamic OCV-SoC
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Fig. 6.1. Pulse discharge test: (a) Terminal voltage estimation, (b) OCV estimation.
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curve as explained in section 3.3.2.
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Fig. 6.2. (a) UDDS profile: (1) One cycle current pattern, (2) 10 cycles current
pattern, (3) 10 cycles voltage pattern; (b) real vehicle driving profile: (1) One cycle
current pattern, (2) 28 cycles current pattern, (3) 28 cycles voltage pattern.
Fig. 6.3(a-1) and Fig. 6.3(b-1) show a comparison between the es-
timated OCV using FKF and that obtained from KF for UDDS and real
vehicle driving profiles, respectively. The error in OCV estimation in both
filters, which is shown in Fig. 6.3(a-2) and Fig. 6.3(b-2), reveals the
estimation improvement achieved by FKF over KF where the divergence
of estimation is clearly depicted. To further analyze FKF performance,
Fig. 6.3(a-3) and Fig. 6.3(b-3) show the estimated terminal voltage as
compared to the measured terminal voltage. As can be seen from Fig.
6.3(a-4) and Fig. 6.3(b-4) for both UDDS and real vehicle driving profiles,
the terminal voltage estimation error remains below 15mV corresponding
to less than 1% error after 400 seconds.
Finally, Fig. 6.4(a-1) and Fig. 6.4(b-1) depict the OCV estimation
error at different initial OCV values using KF. The error increases gradually
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Fig. 6.3. OCV and parameters estimation: (a) UDDS profile: (1) Estimated OCV,
(2) OCV estimation error, (3) estimated terminal voltage for one UDDS cycle, (4)
terminal voltage estimation error for one UDDS cycle, (5)(7) estimated model pa-
rameters with FKF; (b) real vehicle driving profile: (1) Estimated OCV, (2) OCV
estimation error, (3) estimated terminal voltage for three driving cycles from real ve-
hicle, (4) terminal voltage estimation error for three driving cycles from real vehicle,
(5)(7) estimated model parameters with FKF.
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Fig. 6.4. (a) SoC estimation results with UDDS profile: (1) OCV estimation error
with arbitrary initial values using KF, (2) OCV estimation error with arbitrary initial
values using FKF, (3) estimated SoC, (4) SoC estimation error; (b) SoC estimation
results with real vehicle driving profile: (1) OCV estimation error with arbitrary initial
values using KF, (2) OCV estimation error with arbitrary initial values using FKF, (3)
estimated SoC, (4) SoC estimation error.
above 0.5% for both load profiles starting from t = 2000s. While in case
of using FKF, as shown in Fig. 6.4(a-2) and Fig. 6.4(b-2), the OCV
estimation error remains below 0.5% for the whole driving cycles proving
the convergence trait of FKF over the conventional KF. Here, even though
the FKF is initialized with arbitrary OCV values corresponding to wrong
initial SoC, it still holds its performance with apparent robustness and
convergence characteristics. Fig. 6.4(a-3) and Fig. 6.4(b-3) show the
SoC estimation results for UDDS driving cycles and real vehicle driving
cycles, respectively, for both FKF and KF algorithms. As can be seen in
Fig. 6.4(a-4) and Fig. 6.4(b-4), the maximum error in SoC estimation
is less than 3% for both current profiles in case of using the FKF with
optimized value of α−1= 0.99993. On the other hand, conventional KF
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has more than 9% SoC estimation error for UDDS profile and 14% for
real vehicle driving profile.
Table 6.1 presents the SoC maximum and root mean squares (RMS)
errors for FKF and KF with UDDS and real vehicle driving profiles. The
obtained experimental results confirmed the performance improvement
achieved by employing a fading factor into the recursive equations set of
Kalman filter.
Table. 6.1. SoC estimation maximum and RMS errors
α−1 Maximum Error (%) RMSE
Kalman filter 9.501 6.110
Fading kalman filter 1.834 0.681
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6.2 Hardware and Software Platforms
The final work combination from chapter 4 and chapter 5 together with
the equalization algorithm results are shown here. Fig. 6.5(a) depicting
the equalizer modules stacking up with the main board of BMS which are
connected to 24 series-connected cells. One of the main features of this
BMS platform is the expandability of the equalizers by daisy-chain without
modification on the main board. Which means higher power and longer
battery string can be used with the BMS for wide range of applications
other than just for the EVs application. Fig 6.6 is the first page of the
web application contains all cells’ major status displayed on the live charts.
The data from the data acquisition system and the computed secondary
data will be pushed through the wireless connection to remote host’s web
interface. Fig 6.7 shows the web pages for system configuration and data
management interfaces. All stored data can be downloaded to remote host
via the web interface here. New user login registration page is located
under user setting tab as in Fig 6.7(d).
The SoC-based equalization algorithm was tested here starting with
varying initial SoC levels for all 24 cells in two boards. Fig. 6.8(a) shows
the cells’ SoC before equalization process at board 1, with approximate 5%
decrement of initial SoC from 95.47% to 70.77% from cell 1 to cell 6, then
approximately 5% initial SoC increment from 72.05% to 94.22% from cell
7 to cell 12. While for board 2, as shown in Fig. 6.8(b), approximately
20% initial SoC difference alternating between 71% and 91% from cell
1 to cell 6, then approximately 10% initial SoC difference alternating
between 81% and 71% from cell 7 to cell 12. The widest SoC difference
is 24.7% across all 24 cells. The SoC differences among the 24 cells can be
seen in the line graph in Fig. 6.9(a) just before the equalization algorithm
activated. After activating the equalization algorithm, it will begin to scan
through the SoC level for each cell and start the self-equalization process
immediately if there is any imbalance cell. With the unrealistically huge
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SoC difference detected in random pattern, the equalization algorithm is
still capable to equalize the cells. Note that in real world application,
the divergence of SoC for imbalance battery pack would be much lower
than what is showing here. Fig 6.9(b) shows the equalization process in
halfway and finally reached the equalized state as in Fig 6.9(c) and Fig.
6.8(c-d) in approximately 5 minutes. After equalization, the variation of
SoC level is now less than 0.25% for the whole battery pack.
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Fig. 6.5. BMS hardware platform: (a) Main board with cells’ states monitor and
equalizer modules, (b) Battery pack with 24 cells connected in series.
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Fig. 6.6. Web application front page.
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Fig. 6.7. Interactive BMS web application GUI: (a) Cells real-time status, (b) System
configuration, (c) System cache in database, (d) User registration form.
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Fig. 6.8. Web interface equalizer command page: (a) First 12 cells in the battery
pack with decremental and incremental initial SoC difference, (b) Second 12 cells
in battery pack with imbalance initial SoC alternating between cells, (c) First 12
equalized cells after equalization, (d) Second 12 equalized cells after equalization.
94
Chapter 6. Results
Fig. 6.9. Equalization on 24 cells: (a) Initial state of imbalance cells in the bat-
tery pack, (b) Ongoing equalization process on the battery pack, (c) Equalization
completed.
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Thesis Conclusions and Future
Directions
7.1 Conclusions
This doctoral research begin with the preliminary investigation on the
renewable energy storage device; then the state of charge estimation al-
gorithm was designed for the battery management system. This sequen-
tial approach is unavoidable because the SoC algorithm design requires a
certain depth of understanding in battery characteristics. With adequate
literary study on the subject, an equivalent circuit model to represent the
behavior of real battery was developed for the SoC algorithm. A novel
fading Kalman filter algorithm to estimate the SoC was developed. The
research continues with the study on equalizer topologies to solve the
cells imbalance issue in a battery pack while at the same time formulating
the equalization algorithm to pair up with the equalizer circuitry. The
BMS main board with master controller unit and with several peripheral
modules were soon built up following the accomplishment in setting up
the equalizer module comprises both the equalization algorithm and the
equalizer hardware circuitry. Then, the software structure to drive the
whole hardware system was also developed. By integrating all the re-
search components that cover various field of studies, the BMS platform
for electric vehicles was completed and tested.
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7.2 Future Directions
The BMS platform developed in the research provides myriad of possible
further developments in energy management technology research. In gen-
eral scope, it is a functioning platform not limited to just battery-powered
EVs technology research but also any application that requires energy
storage management system if it is upscale accordingly.
Each part of the BMS platform discussed in this thesis can still be im-
proved and thus providing a continuous research path in many directions.
For example, a more sophisticated and accurate SoC estimation can be
tested on the platform, a better performance with higher efficiency equal-
izer can be integrated to the BMS main board, a much lighter and more
intelligent database management system can be utilized and enhance the
data integrity on the BMS platform, a more dynamic and interesting
graphic interface can be designed and put onto the web application, and
the list goes on.
All in all, the developed BMS platform should be further tested on
other different applications to prove its adaptiveness or may be weaknesses
so that a more well rounded upgrade can be done to fortify the existing
one.
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